Using Internal D Flip-Flops in FPGA as Alternative Memory

Loading...
Publication Logo

Date

2023

Authors

Bilge Deniz Maden
Mustafa Gündüzalp

Journal Title

Journal ISSN

Volume Title

Publisher

Institute of Electrical and Electronics Engineers Inc.

Open Access Color

Green Open Access

No

OpenAIRE Downloads

OpenAIRE Views

Publicly Funded

No
Impulse
Average
Influence
Average
Popularity
Average

Research Projects

Journal Issue

Abstract

Field Programmable Gate Arrays (FPGAs) are used in various applications ranging from emulating older systems to modern complex digital systems by using the advantage of their very high speed and modularity. FPGAs utilize Block Random Access Memory (BRAM) and internal D flip-flops embedded within logic blocks as main memory. BRAM is used as general-purpose RAM whereas internal D flip-flops used as registers in many applications. In this study a system is designed to utilize internal D flip-flops as general-purpose RAM. Simulation and experimental results show that internal D flip-flops are being used as general-purpose RAM successfully by using designed control system that has some important key features. One of them is the combination of address bus and data bus which is achieved through storing address value within registers. The other one is stepping system. In this stepping system operations are realized through a rising edge of a single bit input. It takes three steps to complete a single operation. Read and write mode is selected through a bit which is controlled from outside of the FPGA device. Depending on mode bit the read or write operation is executed on second and third step. © 2023 Elsevier B.V. All rights reserved.

Description

Keywords

Clb, Flip-flop, Fpga, Lut, Ram, Field Programmable Gate Arrays (fpga), Random Access Storage, Clb, D Flip Flops, Digital System, Field Programmable Gate Array, Field Programmables, High Speed, In-field, Lut, Programmable Gate Array, Random Access Memory, Flip Flop Circuits, Field programmable gate arrays (FPGA), Random access storage, CLB, D flip flops, Digital system, Field programmable gate array, Field programmables, High Speed, In-field, LUT, Programmable gate array, Random access memory, Flip flop circuits, CLB, LUT, FPGA, Flip-flop, RAM

Fields of Science

Citation

WoS Q

Scopus Q

OpenCitations Logo
OpenCitations Citation Count
N/A

Source

2023 International Conference on Electrical Computer Communications and Mechatronics Engineering ICECCME 2023

Volume

Issue

Start Page

1

End Page

4
PlumX Metrics
Citations

Scopus : 0

Google Scholar Logo
Google Scholar™
OpenAlex Logo
OpenAlex FWCI
0.0

Sustainable Development Goals